: Arthur H. M. van Roermund, Michiel Steyaert, Herman Casier
: Herman Casier, Michiel Steyaert, Arthur H.M. van Roermund
: Analog Circuit Design Robust Design, Sigma Delta Converters, RFID
: Springer-Verlag
: 9789400703919
: 1
: CHF 134.80
:
: Elektronik, Elektrotechnik, Nachrichtentechnik
: English
: 367
: Wasserzeichen/DRM
: PC/MAC/eReader/Tablet
: PDF

 Analog Circuit Design contains the contribution of 18 tutorials of the 19th workshop on Advances in Analog Circuit Design. Each part discusses a specific to-date topic on new and valuable design ideas in the area of analog circuit design. Each part is presented by six experts in that field and state of the art information is shared and overviewed. This book is number 20 in this successful series ofAnalog Circuit Design, providing valuable information and excellent overviews of:

  • Robust Design,
    chaired by Herman Casier, Consultant
  • Sigma Delta Converters,
    chaired by Prof. Michiel Steyaert, Catholic University Leuven
  • RFID,
    < >chaired by Prof. Arthur van Roermund, Eindhoven University of Technology

is an essential reference source for analog circuit designers and researchers wishing to keep abreast with the latest development in the field. The tutorial coverage also makes it suitable for use in an advanced design course.

Preface5
Contents8
Contributors10
Part I Robust Design14
Modeling and Design for Reliability of Analog Integrated Circuits in Nanometer CMOS Technologies16
1 Introduction16
2 Variability- and Reliability-Induced Analog Circuit Performance Degradation17
2.1 Variability and Mismatch17
2.2 Time-Dependent Degradation18
2.2.1 Time-Dependent Dielectric Breakdown19
2.2.2 Hot-Carrier Injection19
2.2.3 Negative Bias Temperature Instability19
3 Reliability Analysis of Analog Integrated Circuits20
3.1 Illustrative Circuit Example22
4 Circuit Techniques for Variability and Degradation Resilience24
4.1 Solutions to Processing Variability24
4.2 Solutions to Time-Dependent Degradation25
5 Conclusions28
References28
Modeling and Simulation of Statistical Variability in Nanometer CMOS Technologies30
2 Sources of Statistical Variability31
3 Statistical Variability in Advanced CMOS Devices32
4 Statistical Compact Model Strategy39
5 Impact of Statistical Variability on SRAM42
6 Conclusions44
References45
Advanced Physical Design in Nanoscale Analog CMOS47
2 Pre-Layout Simulation48
3 Post-Layout Simulation49
4 Process Variability50
5 Mitigating Local Mismatch Errors51
5.1 Quantum-Effect Mismatch Errors51
5.2 Stress-Induced Mismatch Factors52
5.3 High-Frequency Device Matching52
5.4 Strategy for Matching as Devices are Downscaled52
6 HF Analog Device Physical Design54
6.1 Restricting the Number of Gate Fingers (F)54
6.2 Device Optimum Current Density Ids/(W/L